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Abstract
The development of functional flexible electronics is essential to enable applications
such as conformal medical imagers, wearable health monitoring systems, and flexible light-
weight displays. Intensive research on thin-film transistors (TFTs) is being conducted
with the goal of producing high-performance devices for improved backplane electronics.
However, there are many challenges regarding the performance of devices fabricated at
low temperatures that are compatible with flexible plastic substrates. Prior work has
reported on the change in TFT characteristics due to mechanical strain, with especially
extensive data on the effect of strain on field-effect mobility. This thesis investigates
the effect of gate-bias stress and elastic strain on the long-term stability of flexible low-
temperature hydrogenated amorphous silicon (a-Si:H) TFTs, as the topic has yet to be
explored systematically.
An emphasis was placed on bias-stress measurements over time in order to obtain infor-
mation on the physical mechanisms of instability. Drain current was measured over various
intervals of time to track the degradation of devices due to metastability, and results were
then compared across devices of various sizes under tensile, compressive, and zero strain.
Transfer characteristics of the TFTs were also measured under the different conditions, to
allow for extraction of parameters that would provide insight into the instability mecha-
nisms. In addition to parameter extraction, the degradation and recovery of TFT output
current was quantitatively compared for various bias-stress times across the different levels
of strain. Finally, the instability mechanisms are modelled with a Markov system to further
examine the effect of strain on long-term TFT operation.
From the analysis of results, it was found that shallow charge trapping in the dielectric
is the main mechanism of instability for short bias stress times, and did not seem to
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be greatly affected by strain. For longer bias stress times of over 10000 seconds, defect
creation in the a-Si:H becomes a more significant contributor to instability. Both tension
and compression increased defect creation compared to TFTs with zero applied strain.
Compression appeared to cause the greatest increase in the rate of defect formation, likely
by weakening Si-Si bonds in the a-Si:H. Tension appeared to cause a less significant increase,
possibly due to a strengthening of some proportion of the Si-Si bonds caused by the slight
elongation of bond length or because the applied tension relieves intrinsic compressive
stress in a-Si:H film. A longer conduction path and greater dielectric area appears to
increase the bias-stress and strain-related effects. Therefore reducing device size should
increase the reliability of flexible TFTs.
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1.1 Applications of flexible TFTs
Flexible large-area electronics are an area of increasing research interest, and offer a wealth
of potential applications. Flexible films have the inherent advantage of being lightweight
and immune to shattering, making them well-suited for implementation in portable devices.
Flexibility also provides new freedoms in terms of design by enabling the development of
conformal or flexible displays and sensors. Examples of applications under development
include contact-lens displays [5]; hemispherical imaging arrays that allow for wide-angle
viewing [6]; wearable health monitors; as well as flexible electronic readers [7].
A common component to both display and imaging applications is the thin-film transis-
tor (TFT). TFTs are used in active-matrix backplanes, which allow for highly responsive
and precise control of the arrays of lighting or sensor elements that form display or imaging
screens. A cross-section of a typical active-matrix organic light-emitting diode (AMOLED)






Figure 1.1: Exploded cross-section of an AMOLED display panel
comprised of a red, a green and a blue subpixel. Each subpixel contains an OLED and
a pixel circuit with TFTs to control the OLED. By varying the intensity of each subpix-
els’ output, their combined output is capable of rendering a range of colours at various
brightness.
A simple 2-transistor circuit that can be used to control a subpixel of a display is
illustrated in Figure 1.2. First, a signal is applied across a horizontal row of subpixels,
turning on the switch TFT (S-TFT). The row is then ready to receive video signals from
the vertical lines. The vertical lines program each OLED in the activated row by applying
a voltage to the gate of the drive TFT (D-TFT), which delivers the necessary current for
the OLED to emit light at the required intensity. The S-TFTs are then switched off for
the row, isolating the OLEDs from the vertical lines. Voltage at the gate of the D-TFT is
maintained by charge stored on capacitor CS, holding the OLED output at the required
level. The S-TFTs in the next row are then switched on, and the above procedure repeats
until the rest of the screen is programmed.











Figure 1.2: 2-T pixel circuit
panel described above. If the OLEDs are replaced with photodiodes, each pixel becomes
a sensor that converts incident light into electrical signals that can be recorded, capturing
the image.
1.2 Advantages of amorphous silicon
Researchers have demonstrated functional flexible TFTs fabricated from a variety of mate-
rials. The research documented in this thesis focusses on hydrogenated amorphous silicon
(a-Si:H) TFTs, as they offer several key advantages. Firstly, a-Si:H TFTs are currently
in widespread commercial production, most notably for application in flat-screen display
panels. Flexible a-Si:H TFTs can be produced by the same processes, which facilitates
adoption of the technology by industry as there is no need for investment in novel fabri-
cation equipment. Existing knowledge can be applied towards the development of flexible
a-Si:H TFTs as they are based on a relatively mature technology.
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There are several other advantages with a-Si:H with respect to fabrication. It can be
deposited uniformly over large substrates, making it ideally suited for large-area electronics.
Large substrates are desirable as not only can larger panel sizes be produced, an increasing
number of panels can be cut from a single substrate for efficient large-volume production.
The fabrication of a-Si:H TFTs is also possible at relatively low temperatures such as
120C, enabling the use of inexpensive, flexible plastic substrates which typically have glass-
transition temperatures in the range of 80 ◦C to 150 ◦C [8].
Another advantage is that a-Si:H can be finely patterned by photolithography. Al-
though TFTs in most commercial display applications have minimum feature sizes on the
order of tens of micrometers, the limit of the technology is below the submicron level. Be-
ing an amorphous material, a-Si:H forms good interfaces with a variety of materials. This
is significant as interface properties, especially between the semiconductor channel and
gate dielectric of a TFT, are important determinators of device performance. This also
allows for flexibility in terms of processing and selection of materials for TFT substrates
and device layers.
Although organic TFTs may be simple and cheap to fabricate as well [9], amorphous
silicon has a relatively high mobility compared to organic materials. Figure 1.3 shows a
comparison of the mobility of a-Si:H with other TFT materials. Crystalline and polycrys-
talline silicon can offer higher mobility but also require high temperature processes which
would damage flexible plastic substrates or additional unconventional process steps. At
about 1 cm2/V · s, the electron mobility of amorphous silicon is more than sufficient for
display applications [10]. High mobility is necessary for good current driving ability, which
allows a large amount of current to be controlled by a device with small area. This is
important for applications such as the drive TFT shown previously in Figure 1.2, as a
smaller device size minimizes the area of the pixel circuit. More space is then available for
4
Figure 1.3: Comparison of mobility for various TFT materials
a larger OLED which results in a higher resolution display.
1.3 Motivation
A major challenge of developing flexible displays and sensors with amorphous silicon is
electrical metastability. The electrical characteristics of a-Si:H TFTs, such as threshold
voltage, gradually shift over time when a gate bias is applied. The metastability leads to
a degradation in the operation of TFT circuits and limits the device lifetime. Taking the
pixel circuit in Figure 1.2 as an example, metastability is present in the TFTs controlling
the output current of the OLEDs and causes the current to decrease over time. This
phenomenon leads to a decrease in the brightness of the pixels, and eventually causes the
display to become perceptibly dimmer.
In order to advance flexible a-Si:H TFT technology, it is necessary to gain a better un-
derstanding of the shift mechanisms under the influence of applied mechanical strain. Such
knowledge could then be applied at the device level to design more robust flexible TFTs.
Alternately, systems can be designed to compensate for instability using knowledge of the
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long-term device behaviour. The effects of applied strain, occurring when a flexible device
is bent, on the physical mechanisms of instability are not well characterized. Hence, it is
the goal of the research presented in this thesis to investigate the impact of simultaneous
electrical and mechanical stress on the behaviour of flexible a-Si:H TFTs.
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Chapter 2
Background on a-Si:H TFTs
2.1 Properties of amorphous silicon
Over a short range of a few interatomic distances, the structure of amorphous silicon
closely resembles that of crystalline silicon, with valence and conduction bands formed
from the splitting of the sp3 hybrid orbitals in tetrahedrally bonded silicon. Therefore both
the amorphous and crystalline phases have similar overall electronic structure, with band
gaps of about 1.7 eV and 1.1 eV respectively [10]. The disordered structure of amorphous
silicon becomes apparent over longer ranges, and influences its electronic properties in
various ways. The variation in bond lengths and angles in amorphous silicon form broad
band tails at the conduction and valence bands instead of the clearly defined band edges in
crystalline silicon. Amorphous silicon also contains coordination defects as shown in Figure
2.1, which can lead to electronic states deep within the mobility gap. Such defects can
occur in the a-Si:H bulk, but are also common at the semiconductor-dielectric interface.
The conduction and valence bands, band tails and deep defect states in amorphous silicon
7




Figure 2.1: Structure of amorphous vs. crystalline silicon

























Figure 2.2: Density of states in amorphous silicon
The band tails in amorphous silicon consist of localized states and are separated from
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the extended states in the conduction band by the mobility edge. The localized states are
defined as such as carriers in the states are confined to a small volume of the material and
do not contribute to conduction at T = 0 K [11]. The localized states in the upper half of
the mobility gap act as acceptor-like states which are neutral when empty and negatively
charged when filled with an electron. The localized states closer to the valence band act
as donor-like states that a positively charged when empty and neutral when filled with an
electron. The density of states (DOS) in the band tails are given by exponential equations
as a function of energy [10]:











gA(E) and gD(E) are the density of acceptor-like and donor-like states respectively. gnt
and gpt are the DOS at EC and EV for the tail states as shown in Figure 2.2. Ent = kTnt
and Ept = kTpt are defined as the characteristic slopes of the conduction and valence band
tails, with k being the Boltzmann constant, and characteristic temperatures of Tnt and Tpt.
Conduction in a-Si:H mainly occurs through a combination of movement of carriers
through the extended states and hopping in the localized states [12]. The conductivity in
the extended states is given by




where nband is the extended states and µband is the mobility in the extended states. There-
fore nband = Nb exp((EF − EC)/kT ) with Nb = σ0/qµband. In the conduction band, σ0 ≈
350 Ω−1 · cm−1 and the band mobility µband ≈ 13 cm2/V · s [11]. The Fermi energy is de-
pendent on the DOS distribution and is ∼ 0.6 meV below EC at room temperature [10].
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EF is slightly closer to the conduction band as the valence band tail is wider than the con-
duction band tail. In state-of-the-art a-Si:H, hopping in the deep states around EF is an
insignificant mechanism of conduction as there is a low density of defects (1015−1016 cm−3)
due to hydrogen passivation [13]. However, the deep defect states influence the behaviour
of a-Si TFTs by acting as traps for carriers.
The band mobility is much higher for electrons than holes in a-Si:H, and consequently
TFTs for most practical applications are n-type. µband is significantly limited by scattering
in disordered material, as evident in comparing µband ≈ 13 cm2/V · s for electrons in a-Si:H
whereas the room temperature mobility of c-Si is ∼1000 cm2/V · s. Scattering increases
with the amount of disorder in the material which causes µband to vary with mechanical
strain [10].
Consequently, the conductivity is also affected by strain. Strain can change the level of
disorder in the material (i.e. by slightly altering bond lengths and angles), which affects
the width of the distribution of tail states. The change in the charge distribution in the
localized states leads to a slight shift in the Fermi level. For n-type material, compression
lowers conductivity while the opposite is true for tension as shown in Figure 2.3. Similar
Figure 2.3: Conductance of doped TFTs vs. strain [1]
10
behaviour can be expected for n-type TFTs, and has been observed in previous experiments
[14, 15].
2.2 Device structure
The TFTs used in this study featured an inverted, staggered structure. This structure is
commonly used in the production of TFTs for research and commercial purposes due to










Figure 2.4: Various TFT structures
structure, also known as a bottom-gate TFT, the gate dielectric is deposited before the
semiconductor channel of the device. The dielectric and semiconductor layers are con-
ventionally deposited by plasma-enhanced chemical vapour deposition (PECVD). With
a non-inverted top-gate structure, where the semiconductor layer is deposited first, the
plasma used for depositing the dielectric can damage the semiconductor near the interface
of the two materials. This process may lead to poor device performance as TFT operation
relies on the formation of an accumulated electron channel close to the interface. Therefore,
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the inverted structure is more likely to produce TFTs with good characteristics.
The coplanar structure arranges the gate, source and drain on the same side of the
semiconductor, which creates a conduction channel that is closer to the ideal structure
assumed by most TFT models [16]. However, offsets between the edge of the gate and
the source/drain will lead to a high series resistance which degrades the performance of
the device. This is not a problem with the staggered structure as it includes some overlap
between the source/drain and gate, which creates a relatively large contact area.
A cross-section diagram of a typical device used in this study is shown in Figure 2.5.








Figure 2.5: TFT cross-section
flexibility. The TFTs were fabricated with a 4-mask back-channel-etch (BCE) process with
a maximum temperature of 150 ◦C. First, the gate metal layer is patterned from 100 nm of
Cr sputtered onto the substrate. Next, the gate dielectric layer is deposited by PECVD of
a 300 nm-thick layer of a-SiNx:H, followed by 40 nm of a-Si:H forming the semiconductor
channel, and 70 nm of n+ doped nc-Si:H for low-resistance source/drain contacts. The
top metal layer is deposited by sputtering 100 nm of Cr. The drain and source contacts
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are then patterned by etching down to the a-Si:H layer. Lastly, an encapsulation layer of
300 nm a-SiNx:H was deposited on top of the samples.
2.3 TFT operation
The operation of a typical n-type, accumulation-mode TFT is illustrated by Figure 2.6 and
the energy band diagrams in Figure 2.7. The device is off without applied bias to the gate.
Pinched-offAccumulatedOff
- - - - - - -  - - - -- - - - - - - -- - - - - - -
VS = 0V +VD +VD > VDSAT
VG = 0V +VG+VG
VS = 0V VD = 0V VS = 0V




















Flat band Subthreshold Accumulation
EF
Figure 2.7: Energy band diagram for the gate of a TFT
When VGS is increased, the Fermi level moves towards the conduction band and electrons
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accumulate near the gate to form a channel for conduction. The n+ doped material at the
source and drain also contribute mobile carriers to help form the channel. When VDS is
subsequently increased, a drain-source current is generated. The TFT essentially acts as
a resistor, with IDS increasing linearly with VDS. Further increasing VDS will eventually
cause the accumulation at the drain to decrease due to the lower potential difference from
the gate, leading to a pinched-off channel as shown in Figure 2.6. This causes the device
current to saturate at a maximum value.
2.3.1 Above threshold
The above-threshold characteristics of the TFTs can be described by a model developed by
P. Servati [17]. This model was chosen as it accounts for parasitic elements such as contact
resistance and provides information on the physical properties of the devices. According







[(V ′GS − VT )α − (V ′GD − VT )α] (2.4)
where µeff is the effective mobility, Ci the gate capacitance which was measured to be
approximately 20 nF/cm2, W is the device width, Leff is the effective length, and VT is
the threshold voltage. V ′GS and V
′
DS are the terminal voltages with contact resistance taken
into account:
V ′GS = VGS − IDSRS and V ′DS = VDS − IDS(RS +RD) (2.5)





where no is an arbitrary normalizing number for the density of carriers in the a-Si:H. Setting
it as 1016 makes it close to the value of 1/(qεvth)
1/2 and allows ζ to be simplified into an
14




The power parameter α is given by 2Vnt/vth where Ent = qVnt gives the characteristic
slope of the conduction band tail as in Equation 2.1. vth is the thermal voltage (25.8 mV
at 300 K).
In the linear region of operation, V ′DS << V
′
GS and the following can be derived from







(VGS − VT − 0.5VDS)α−1 (VDS −RDSIDS) (2.8)
where it is assumed that RS = RD = RDS/2.
In the saturation region of operation (neglecting non-idealities such as the channel









GS − VT )α (2.9)
where γsat = 1 − (1 − αsat)α) with αsat being a saturation parameter related to the drain-
source voltage at which pinch-off occurs. Most practical applications employ TFTs biased
in the saturation region due to the higher output current, and also because IDS becomes a
sole function of the overdrive voltage (VGS−VT ) and independent of VDS, giving the device
a high output impedance.
2.3.2 Subthreshold
In the subthreshold region of operation, the TFT current increases exponentially with











where VTS denotes the onset of the subthreshold region from the off state, such that
the equation holds for VTS < VGS < VT . Sf is the subthreshold slope that is obtained
graphically from the plot of log(IDS) versus VGS as shown in Figure 2.8. At low VGS,


















Sf = dVGS/dlog[IDS ]
≈ 6.5V/dec
Figure 2.8: Example of subthreshold slope (Sf ) extraction
electrons begin to accumulate in a thin layer at the top interface of the channel, leading
to the small subthreshold current. As the Fermi level is near mid-gap in this mode of
operation, most of the induced carriers go to the deep states caused by defects in the bulk




As mentioned in Section 1.3, a-Si:H TFTs exhibit metastable behaviour under prolonged
bias stress. Although there is some uncertainty about the exact physical mechanisms of
instability, various studies agree that a simultaneous combination of charge trapping in the
a-SiNx:H dielectric and defect state creation in a-Si:H is responsible for threshold voltage
shift in TFTs [19]. In previous studies regarding TFTs with a-SiNx:H dielectric, charge
trapping has been shown to be the main contributor to VT shift at high gate voltage bias
while defect creation is more significant with lower bias stress [20]. However, the dominant
mechanism at a given bias voltage can vary depending on device processing conditions;
charge trapping has been reported to be dominant in devices with VGS of ∼100 V [2] or
as low as 10 V [21]. In order to determine which mechanism is dominant, it is necessary
to measure the VT shift behaviour of devices and see whether they match the kinetics of
charge trapping versus defect state creation processes.
2.4.1 Charge trapping
When a TFT is biased in accumulation, electrons can become trapped in the dielectric.
Figure 2.9 illustrates the various possible trapping processes. Direct tunnelling from the
valence band, Fowler-Nordheim injection, and trap-assisted injection (1-3) occur only at
high electric fields and are negligible for normal TFT operation. For the TFTs used in
this study, the most likely mechanism is the tunnelling of electrons from the conduction
band and from filled conduction band tail states to trap states in the a-SiNx:H (5). After
a certain amount of time under bias stress, trap states in the dielectric can become filled
to a depth where it may become favourable for electrons to hop from occupied shallow
states to deeper traps in the dielectric (6) instead. Conduction in the gate-dielectric (6)
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Figure 2.9: Charge trapping mechanisms [2]
is a temperature-dependent process and appears to become significant only above room
temperature, so it may not be applicable to the devices in this study. However, it is
necessary to look at the temperature dependence of bias-stress measurements in order to
rule out this mechanism.
Figure 2.10 shows an energy band diagram of the trapping mechanism under positive
bias. Electrons can randomly tunnel into trap states at an energy ET in the a-SiNx:H.
When the TFT is at zero bias, electrons that have tunnelled into the dielectric can easily
return to the a-Si:H as ET is above EF of the a-Si:H. This is because there is a high density
of states available above the Fermi energy of the semiconductor, due to the conduction band
tail. Under positive bias, ET past a certain depth in the dielectric dips below EF of the
a-Si:H. Electrons in these trap states are then unable to return to the a-Si:H until the bias


























VGS = 0V VGS > 0V
Figure 2.10: Energy band diagram of charge trapping mechanism
The charge trapping process described above results in a parallel shift of transfer char-
acteristics, with no changes in the subthreshold slope. VT shift through this mechanism
has a low temperature dependence and a logarithmic time dependence given by [22]:




rd depends on the density of traps Nt in the dielectric and t0 is a time constant which can
include a temperature-dependent supply function.
An alternative model exists for this charge trapping process [21]. It is assumed that the
trap energy level remains constant throughout the dielectric, and therefore the tunnelling
of electrons is unaffected by trap depth. In reality, it is more likely for electrons to tunnel
into traps nearer to the interface. Hence this model introduces a capture cross-section
term, S(x), that decreases exponentially with distance x into the dielectric and is given by
S(x) = S0 exp[−ax] (2.12)
where a is a decay parameter dependent on the electron tunnelling effective mass, barrier
height, and electric field. The concentration of filled trap states in the a-SiNx:H at depth
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x and bias stress time t changes according to the following equation:
dntr(x, t)
dt
= S(x)~v[nt[Ntr − ntr(x, t)] − nempty(x)ntr(x, t)] (2.13)
where nt is the density of trapped electrons in conduction band tail near the interface, ~v is
the thermal velocity of electrons, and nempty is the concentration of empty trap states at
distance x.
Integrating ntr through the thickness d of the dielectric gives the total trapped charge



















The equation can also be further developed to consider a Gaussian distribution of trap
states instead of a single trap energy.
Another model for charge trapping proposes a multiple-trapping mechanism. Electrons
from the a-Si:H conduction band become localized in a broad distribution of conduction
band tail states that exist at the semiconductor-dielectric interface. The electrons initially
hop or inject directly into lower energy interfacial states or to shallow traps in the a-
SiNx:H. Over longer bias stress times, larger electric fields and/or higher temperatures,
these states become filled and the electrons are emitted back to the a-Si:H conduction band
tail states and/or move to deeper traps in the dielectric. The mix of trapping events and
movement between traps results in a power-law time dependence instead of a logarithmic













where ∆V0 is the approximate effective voltage drop across the insulator, tST is the bias
stress time, and τ = τ0 exp(Eτ/kT ) is the characteristic trapping time of carriers where the
thermal activation energy is Ea = Eτβ with β being the stretched-exponential exponent.
Eτ is the average effective energy barrier that electrons have to overcome when tunnelling
from the a-Si:H to the dielectric, and τ0 is thermal prefactor for emission over the barrier.
β and τ are independent of bias voltage unlike ∆V0.
2.4.2 Defect creation
Although defect creation in a-Si:H is not fully understood, two possible mechanisms have
been proposed. It is inferred that the defect creation process begins with the breaking of Si-
H bonds, releasing H atoms which then collide and form a bound, paired hydrogen complex
(SiHHSi) as well as dangling bonds. This reaction is illustrated in Figure 2.11a. A second
Figure 2.11: Localized defect creation process [3]
mechanism involves the breaking of weak Si-Si bonds that are in close proximity to SiHHSi
complexes. The hydrogen atoms subsequently rearrange to leave dangling bonds close to
the hydrogen atoms (SiHdb), as shown in Figure 2.11b-c, which stabilizes the dangling
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bonds. The second process, and therefore Si-Si bond breaking, is the rate limiting step for
defect creation [26].
Figure 2.12 shows an energy band diagram of the defect creation process under electron
Figure 2.12: Energy diagram of defect creation [3]
accumulation. The initial Si-Si bond is at energy A. The breaking of the bond forms a D0
and a D- state as the bond becomes occupied by only a single electron. This is described
as the intermediate state A*. The dangling bonds then stabilize to state B. B* is an
additional intermediate state for a backward reaction where both dangling bonds become
negatively charged. This state is possible due to disorder in a-Si:H causing an exponential
distribution of energy barrier heights ∅, so a backwards reaction can occur for the lower
range of barrier heights. The barrier height ∅ primarily determines the rate of defect
creation, while the total amount of defect creation is mainly dependent on the energy
difference Eform between the initial and final states [3].
From studies of a-Si:H TFTs deposited under a range of deposition conditions to vary
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the intrinsic stress, compressive stress in the a-Si:H results in a shortening of Si-Si bonds,
which reduces the energy required to break the bonds [27]. Conversely, the Si-Si bond
strengthens with increasing bond length distortion up to 1 Å [28]. However, some groups
have speculated that sufficiently high tension can weaken Si-Si bonds and increase the rate
of defect creation as well [29, 30].
The energy of the created defects can vary depending on the conditions of dangling
bond formation. The dangling bonds can also be charged (e.g. by capturing an electron).
The density distribution of defect states is shown in Figure 2.13. Defect states formed
Figure 2.13: Density distribution of defect states [4]
under positive bias with electron accumulation (De) have energy levels in the lower half of
the a-Si:H bandgap. Defects formed under negative bias with hole accumulation (Dh) have
energy levels in the upper half of the bandgap. De states are initially formed as dangling
bonds which have captured an electron (D-) as described previously, while Dh states start
out as positively charged dangling bonds (D+). However, the defects can subsequently
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transition to different charge states. Some D0 states are formed as well, but are relatively
low in density. The various energies of the defect states are exponential distributions due
to the disorder in a-Si:H.
It has been experimentally shown that moving the Fermi energy affects the distribution
and density of states. Raising the Fermi energy towards the conduction band by applying
a positive bias stress increases the density of De states. A higher density of De states
results in a positive shift of electron threshold voltage. The electron subthreshold slope is
unaffected while the hole subtheshold slope is degraded. Conversely, negative bias stress
which moves the Fermi energy closer to the valence band causes an increase in Dh states.
This causes positive electron VT shift as well, but also degrades the electron subtheshold
slope [4].
The VT shift due to defect creation can be simply modelled by a stretched-exponential
equation [31]










where VT0 is the initial threshold voltage, and τ and β are characteristic parameters for
defect creation during bias stress. According to this equation, the VT shift has a power-law
time dependence.
An improved and more complex model has also been presented which gives a stretched-
hyperbola equation for the VT shift [27]:








where Eth = kT ln(vt) is the thermalisation energy, such that after a time t at temperature
kT, all defect creation sites with energy barriers less than Eth will have converted to defects.
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V0 is the initial overdrive voltage, EA is the typical energy barrier for defect creation under
a given level of electron accumulation and kT0 is the characteristic slope of the exponential
distribution of barriers. ε = α − 1 where α is obtained from the slope of VT shift over
(VGS − VT0).
2.4.3 Relaxation
Relaxation is primarily due to charge detrapping, from electrons simply back-tunnelling to
a-Si:H. Shallow trap states in the nitride close to the dielectric interface are more likely to
detrap reversibly, unlike deeper states.
Defect removal occurs through a different process than simply the reverse of defect
creation. Instead of the annealing of broken Si-Si bonds, defect removal is dependent on
the breaking of Si-H bonds. The released hydrogen atoms then passivate dangling bond
defects, and could occur locally like with defect creation process and also after long-range
diffusion [3, 26]. Time scales for defect annealing are much longer than is relevant for our






The effect of mechanical strain on flexible a-Si:H TFTs has long been a subject of research
interest. Initial studies focussed on determining failure mechanisms and the maximum level
of strain devices could tolerate. It was found that TFTs tended to fail due to cracking
under tension and by delamination and buckling of the device layers under compression [32].
The maximum amount of strain that can be applied without device failure is dependent
on the mechanical properties of the substrate, device geometry, deposition conditions and
thicknesses of the TFT layers, but was found to be ∼0.5% tensile and ∼2% compressive
strain for a-Si:H TFTs on polyimide film [33].
There has also been much investigation on the electrical behaviour of TFTs with applied
strain below the failure limit. Many groups have measured the transfer characteristics of
TFTs strained to various levels of tension and compression. It has been found that the
electron field effect mobility increases with tension [34] and decreases with compression
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[35], with a linear dependence on the applied strain. The sensitivity of the mobility to the
change in strain has been described as
Mε(µ) =
∆µ
µ · ε (3.1)
where ε is the applied strain. Sensitivity values ranging from ∼ 22 to ∼ 26 have been
reported for a-Si:H TFTs on polyimide film [29]. The mobility changed instantly with
the application of strain, then remained stable while being held under strain for 40 hours
[36]. However, the sensitivity gradually decreased from 23.6 to 11.1 with multiple strain
load cycles which suggests that prolonged strain may have caused long-term changes in
device characteristics. Threshold voltage, subthreshold swing and Ioff showed monotonic
trends with respect to time when a sequence of random levels of strain was applied, which
indicated that the results were also affected by bias-stress-induced instability [29]. The
influence of uniaxial applied strain on device characteristics was found to be strongest
when the strain was oriented in parallel to the drain-source current [14]. The effect of
strain on bias-stress instability of flexible TFTs has been studied to some extent as well.
Threshold voltage shift over 2h with constant gate voltage bias stress was found to be
greater under tension than without strain [30].
The cause of the aforementioned shifts in device characteristics has mainly been at-
tributed to strain-induced changes in the a-Si:H material. Strain changes the character-
istic slope of the conduction band tail as discussed in Section 2.1, which may have led
to the observed changes in mobility [15, 37]. The increased instability with tension was
speculated to be due to the weakening of Si-Si bonds under strain, leading to increased cre-
ation of dangling bonds [30]. This hypothesis was confirmed with atomic force microscopy
(AFM) and micro-Raman spectra of the top side of back-channel-etched a-Si:H TFTs after
bending. The long-range structure of the a-Si:H was deformed by applied tension, but the
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short-range structure remained about the same. An interpretation of this phenomenon is
that the applied strain causes a redistribution of traps from localized states to deep states,
leading to changes in VT , field-effect mobility and subthreshold swing [37].
3.2 Approach
The goal of this study is to further investigate electrical bias-stress instability in mechani-
cally strained a-Si:H TFTs, as the topic has yet to be explored systematically. The study
also aims to determine whether strain affects the magnitude and rate of the physical mech-
anisms which cause threshold voltage shift. Hence, an emphasis was placed on bias-stress
measurements over time. Drain current was measured over various intervals of time to
track the degradation of devices due to metastability, and results were then compared
across different levels of strain.
In previous studies of TFT behaviour under mechanical strain, parameters such as
threshold voltage and field-effect mobility were often extracted from linear extrapolation
of transfer characteristics, based on an ideal square-law model for TFT operation [16].
However, this method of extraction results in a threshold voltage that is sensitive to series
resistance and dependent on mobility. The field-effect mobility also increases gradually
with increasing VGS, which introduces uncertainty when selecting data points for linear
extrapolation and introduces error into the extracted parameters [38]. The drain current
in a-Si:H TFTs may also have a power parameter that is different from the ideal square-law
model which assumes a value of 2 [16].
A general method for threshold voltage extraction in non-crystalline MOSFETs which
circumvents the above difficulties has been presented [39]. However, the extraction is
based on devices biased in the saturation region of operation. Although TFTs are usually
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biased in saturation for most practical applications, a pinched-off channel complicates the
collection of data for the purpose of studying bias-stress instability. As there is a large
variation of the overdrive voltage along the channel, TFTs biased in saturation show a
non-uniform VT shift along the length of the device [40].
In this study, the above-threshold characteristics of the TFTs were extracted using a
procedure based on the compact model developed by P. Servati [41], which was presented in
Section 2.3.1. This model was chosen as it accounts for parasitic elements such as contact
resistance, allows for extraction of a non-ideal power parameter, and defines parameters
such as an effective mobility which provides information on the physical properties of the
a-Si:H channel.
3.3 Measurement procedure
First, the transfer characteristics for various TFTs were measured by applying a drain volt-
age of 0.1 V and sweeping the gate voltage from 0 V to 20 V. Initial device characteristics
extracted from the linear region of operation showed an Ion/Ioff ratio of greater than 105,
threshold voltage of around 4 V, transconductance of about 50 pA/mV, and subthreshold
swing of 0.7 V/dec. The devices showed a high degree of uniformity across the wafer;
variation of the above parameters was within about 5% across the TFTs measured.
Uniaxial tensile strain was then applied to several devices, with the strain oriented
parallel to the drain-to-source current path. Transfer characteristics were measured for
comparison with data obtained when the device was unstrained. Individual devices were
then subjected to bias stress for various durations of time by applying a constant gate
voltage of 20 V and monitoring the drain current with a 0.1 V drain voltage applied.
Separate TFTs were monitored for bias stress times of 100 s, 1000 s and 10000 s.
29
After the 100 s and 1000 s bias stress tests, the gate voltage was set to 0 V and the
device was allowed to recover. The drain current was monitored with a very low duty cycle
pulsed measurement. At various intervals, the drain current was measured by applying a
20 V pulse to the gate while the drain voltage remained held at 0.1 V. The pulse width was
set to 1 s, with off intervals of up to 300 s. The pulse width was chosen to be long enough
to eliminate transient fluctuations in the measured current due to charging of parasitic
capacitances, but also short enough to minimize further aging of the device, which could
hinder recovery.
For the 10000 s bias stress measurement, transfer characteristics with VDS = 0.1 V and
1 V over VGS = 0 V to 20 V were also measured at 1000 s intervals during the bias stress
time. To track TFT recovery, transfer characteristics were measured approximately 30
hours after the bias stress was removed from the devices.
The above measurements were then repeated with a separate group of TFTs that were
put under uniaxial compressive strain. All measurements were also repeated with a group
of TFTs that were not subjected to any mechanical stress, as a reference for comparison
with the strained cases.
3.4 Testbench
Tensile and compressive strain was applied to the TFTs by bending samples to convex
and concave curves of known radii. The exact amount of strain in the channel of each
TFT is difficult to determine as the samples consist of many layers of different materials
patterned to various geometries. However, the strain can be calculated by modelling the
bent device as the simplified structure shown in Figure 3.1. This model treats the various















Figure 3.1: Model for surface strain calculation
substrate with thickness ds and Young’s modulus Ys. For applied tension and compression
respectively, the TFTs are represented as either a layer of thickness df1 on the outside of
the bend or as a layer of thickness df2 on the inside. The strain on the TFT film surface












2) + 2(χη1 + χη1η2 + η2) + 1
χ(η1 + η2)2 + (η1 + η2)(1 + χ) + 1
(3.2)
where χ = Yf/Ys, η1 = df1/ds and η2 = df2/ds. R0 is the initial radius of the sample,
with the plus and minus signs representing applied bending opposite to or with the built-
in curvature. In the samples used in this experiment, the deposition conditions of the
device layers were carefully chosen to minimize the internal film stresses. Accordingly, the
samples were fairly flat. Therefore it is assumed that the internal film stresses are negligible
compared to externally applied forces, allowing the R0 term in the equation to be ignored.
The estimated values of strain for the various radii are listed in Table 3.1. Values were
calculated using Yf = 200 GPa [33], Yf = 6.1 GPa [6] and film thicknesses as described in
Section 2.2.
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Table 3.1: Calculated values of strain








Metal support structures for each bending radius were created to hold the TFTs under
constant strain during measurement. Samples with dimensions of approximately 1.5 cm
by 1.5 cm containing multiple devices were positioned and attached to the curved surfaces
of the structures such that the applied strain was aligned along the drain-to-source current
path of the TFTs. The structures were then placed into a probe station and the devices
were measured directly as shown in Figure 3.2.
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4.1 TFT parameters and bias stress
The above-threshold characteristics of the TFTs were extracted using a procedure based
on the model presented in Section 2. TFTs were biased in the linear region of operation,
with a gate voltage of 20 V. The threshold voltage, power parameter, contact resistance,
and effective mobility were extracted from transfer characteristics measured every 1000 s
for a total time of 10000 s.
From Equation 2.8 and assuming negligible contact resistance effects, the linear transcon-










(α− 1) (VGS − VT − 0.5VDS)α−2 VDS (4.1)




(VGS − VT − 0.5VDS)
α− 1 (4.2)
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Therefore, by plotting IDS,lin/gm,lin versus VGS and fitting a line to the linear region, initial
values for α and VT can be extracted from the slope and x-intercept. The values of α
and VT were then further refined through curve-fitting to the measured IDS versus VGS
data. This is necessary to improve the accuracy of α as the initial values assume RDS is
negligible. The error in α compared to the initial value can be estimated as [17]






Leff(VGS0 − VT )α−1
(4.4)
with VGS0 being the highest value of VGS where the plot of IDS,lin/gmlin remains linear (i.e.
unaffected by RDS). Thus the value of α should be slightly higher than the initial value
when RDS is considered.
Using the fitted values for α, VT was further refined by determining the intercept of
I
1/(α−1)
DS versus VGS. The new values of α and VT were then used in Equation 2.8, and
further fitting was conducted to refine RDS. Depending on whether RDS was raised or
lowered, the value of alpha was adjusted accordingly. This process was then iterated
to improve the accuracy of the extracted parameters. Figure 4.1 compares the measured
drain-source current with values calculated from parameters obtained through fitting. Note
that the fitting only applies to the linear region of operation and therefore deviates from
the measured values at lower values of VGS.
The values for RDS, α, VT , and µeff are plotted with respect to the applied strain in
Figures 4.2a to 4.2d. The data was extracted from devices with zero applied strain and
at the maximum levels of tension and compression without visible damage to the TFTs
(roughly 1% strain). However, further study is required to rule out the presence of any
micro-cracking which could affect the measured characteristics.
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Figure 4.1: An example of measured vs. simulated IDS vs. VGS
The extracted parameters are plotted as a function of total bias stress time in Figures
4.3 to 4.8. In addition to the above-threshold parameters, the subthreshold swing was also
extracted from the transfer characteristics.
RDS seems to be unaffected by the level of applied tension used in the experiment.
However, RDS decreases with compression in Figure 4.2a. This could be due to the closing
of pre-existing micro-cracks and/or a decrease in contact resistance as the TFT layers
at the drain and source are compressed [42]. From Figure 4.3, RDS drops steeply with
bias stress over the first 1000 s for the unstrained and compression cases, then remains
fairly stable for the rest of the 10000 s. Under tension, RDS continues to decrease until
3000 s, then remains roughly constant. The overall change for tension is similar to the
unstrained case. The greatest decrease occurs for compression. However, the decrease in






































































Figure 4.2: Normalized RDS, α, VT and µeff vs. strain
with increasing VT shift as VGS is held constant for the measurement. The degradation
in the transfer characteristic due to series resistance becomes less apparent with lower
IDS, leading to a lower value of RDS when extracted by curve-fitting. It is necessary to
do a more accurate RDS extraction by measuring and comparing devices with a greater
variation in channel length. Also, a higher value of VGS or constant-current measurements
could be used to obtain data with a smaller ratio of change in overdrive voltage.
Figure 4.2b shows that α increases with compression and decreases with tension. As
defined in Section 2.3.1, α is directly proportional to the characteristic slope Ent of the
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Figure 4.3: RDS and normalized RDS vs. total bias stress time
conduction band tail. The data indicates that the conduction band tail widens with com-
pression and narrows for tension, which agrees with findings by previous groups [34]. Figure
4.4 shows that α remains roughly constant with increasing bias stress time, but with a slight
increase over the first 1000 s for the unstrained and compression cases. The fairly constant
values for α show that the distribution of localized states near the conduction band do not
change significantly during the bias stress experiment. This result is expected as positive
bias stress should mainly create defect states at energies below mid-gap according to the
defect pool model discussed in Section 2.4.2.
The values of α obtained from curve-fitting vary much less with respect to bias time
than the roughly extracted values obtained initially from Equation 4.2. This is because the
fitting process considers the RDS parameter, which decreases under bias stress over time
as shown in Figure 4.3. The decreasing value of RDS essentially absorbs the change seen in
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Figure 4.4: α vs. total bias stress time (initial values are plotted with dashed lines)
the initial α. The slight increase in α over the first 1000 s of bias stress for the unstrained
and compression cases is most likely an artefact of extraction caused by this correlation.
Figure 4.2c shows that VT increases slightly with both applied tension and compression,
and with a somewhat more pronounced effect for tension. Figure 4.5 shows the VT shift
over 10000 s bias stress time for the various cases of applied strain. The VT shift over
long-term bias stress is highest for compression, which is in accordance with the hypoth-
esis of increased defect creation under compression due to bond breaking as discussed in
Section 2.4.2. Although the VT increased slightly with the initial application of tension,
the magnitude of shift under bias stress is slightly lower for TFTs under tension than for
unstrained TFTs. This could be a sign of decreased defect creation due to the slight elon-
gation and strengthening of Si-Si bonds. Alternately, the tension could be relieving some
of the intrinsic compressive stress in the a-Si:H film, leading to the same effect.
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Figure 4.5: VT and normalized VT vs. total bias stress time
Figure 4.2d indicates that µeff decreases with compression, and increases with tension.
This corresponds to the trends in field-effect mobility previously reported by multiple
groups [15, 30]. The plot of µeff versus bias stress time in Figure 4.6 shows a faster rate
of decrease under tension and compression, while µeff for the unstrained case remains
relatively constant. Both types of strain result in lower final values of µeff than for zero
applied strain, with the lowest value for compression. This may again indicate increased
defect state creation over bias stress time for both strained cases, with a greater impact
with compression than tension. Greater disorder is induced by increased bond-breaking in
the a-Si:H and increases the scattering of electrons, thus lowering the effective mobility.










where Nfi and Nti are respectively the concentrations of free and trapped electrons in the
a-Si:H with no band bending. No and α are as previously defined. α was determined to be
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Figure 4.6: µeff and normalized µeff vs. total bias stress time
roughly constant. uband decreases with the level of disorder in the material which agrees
with the data and above explanation. The decrease in µeff can be further accelerated by
an increase in the ratio of trapped versus free carriers, due to increased trapping in either
the a-Si:H or a-SiNx:H.
Figure 4.7 shows semi-log plots of transfer characteristics under various strain condi-
tions. The direction of the arrows indicate data taken at increasing lengths of bias stress
time, up to a total of 10000 s. From Figure 4.8, the subthreshold swing Sf seems to im-
prove slightly over the bias stress time. There is only a slight difference between all the
strain cases, and the variation may not be statistically significant. The general decrease in
Sf reinforces that no upper bandgap defect states (Dh) are being created with positive bias
stress. The change in Sf could also be an artefact of the extraction. A gradual decrease
in Ioff with bias stress was apparent for TFTs under compression or zero strain as seen in
Figure 4.7, which could lead to lower extracted values of Sf . A lower Ioff could suggest









































Figure 4.7: Data for Sf extraction














































Figure 4.8: Sf and normalized Sf vs. total bias stress time
mulation at low bias. Therefore strain may increase charge injection to the a-SiNx:H with
prolonged bias stress.
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4.2 Bias stress degradation and recovery
Figure 4.9 shows a sample of experimental data obtained from a bias stress and recovery




















DC Gate Bias Pulsed Gate 
Bias Recovery
Figure 4.9: Example of bias stress degradation and recovery data
measurement as described in Section 3.3. The drain current shows the percentage of
degradation over time while a constant gate bias is applied. For all measurements, devices
were kept in the linear region of operation, such that the TFT drain-source current would
remain approximately linearly proportional to VGS − VT . The devices exhibited excellent
uniformity and a constant gate bias of 20 V was used in all measurements, with a low drain
voltage of 0.1 V.
From curve fitting to the model equations in Section 4.1, RDS was determined to be
on the order of 105 Ω at maximum, while measured values of IDS were on the order of
10−8 A. Therefore VDS >> RDSIDS and it can be assumed that the influence from contact
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resistance is insignificant. The parameter alpha was found to be roughly equal to 2, and
remained fairly constant over bias stress time. Therefore, the TFT current for linear




(VGS − VT )VDS (4.6)
The change in the normalized drain current can then be used to determine the VT shift of






(VGS − VT0) (4.7)
The gate bias is removed after 1000 s in the example shown in Figure 4.9, and the
drain current is shown to partially recover. The current rises rapidly once the bias is
removed, then quickly settles to a maximum value that stays fairly constant for several
hours. The proportion of the current that is recovered can be considered an indicator of
a ‘reversible’ shift in VT , while the amount of current not recovered essentially marks a
permanent change in terms of practical device operation [43].
The exact physical origins of the instability in VT are not revealed by the measurement
data. Figure 4.10 shows a log-log plot of VT shift over 1000 s of bias stress time for TFTs
under different strain conditions. The data after ∼200 s of bias stress follows a power-law
time dependence, as it appears roughly linear on the plot. As explained in Section 2.4, this
could be due to defect creation and/or charge trapping into multiple states with subsequent
redistribution. The non-linearity near the beginning of the bias stress time suggests that
a different mechanism of charge trapping is dominant at small time scales. The data also
shows a slight decrease near the end of the bias stress period. This is likely due to the
change in overdrive voltage (VGS − VT ) caused by the increase in VT over time. Therefore





























Figure 4.10: Log-log plot of normalized VT shift over 1000 s bias stress
However, it is possible to characterize the proportion of VT shift as reversible or irre-
versible by examining the recovery of the stressed TFTs. It has been established that VT
shift is due to charge trapping either into the gate dielectric or into defects created within
the semiconductor channel while the device is under bias stress. The trapped charges can
be classified as being in reversible or ‘fast’ states that readily trap and detrap carriers to
the extended conduction states, or in irreversible ‘slow’ states that do not easily release the
trapped charges. Fast states include shallow traps in the gate dielectric close to the top
interface and defect states in the semiconductor channel with low energy barrier height.
Slow states include traps deep in the dielectric which have a lower probability of carrier
tunnelling, and defect states in the a-Si:H with a high energy barrier to formation.
Figure 4.11 shows measurement results for devices subjected to 100 s of applied electri-
cal bias stress. The devices appeared to degrade about the same amount for the unstrained











































Figure 4.11: Normalized IDS and normalized VT shift for 100 s bias stress and recovery
of VT shift recovered after removing the bias stress was almost identical for all three cases
as well.
After 1000 s of bias stress time, Figure 4.12 shows that the devices under tension
degraded a similar amount as unstrained devices, while TFTs under compressive strain
showed greater degradation in comparison. The proportion of VT shift recovered after the
bias stress period was again similar for all three cases, but was slightly lower for the strained
cases than for unstrained by a difference or roughly 10%. The percentage of reversible VT
shift for each test case is summarized in Table 4.2.
Figure 4.13 shows the current degradation and VT shift for devices measured in 1000 s
intervals for a total bias time of 10000 s. The brief interruptions allowed transfer char-
acteristics to be measured between the intervals. Again, the current degradation and VT











































Figure 4.12: Normalized IDS and normalized VT shift for 1000 s bias stress and recovery
or zero strain. This trend corresponds with the plot of VT shift derived earlier through
curve-fitting of the transfer characteristics.
Table 4.1 and 4.2 summarize the magnitude of VT shift and recovery observed for the
Table 4.1: Percent threshold voltage shift
Bias time (s) Unstrained Tension Compression
100 8.6 7.1 8.3
1000 12 14 17
10000 27 24 35
various bias stress times and strain conditions. At shorter bias times, the percentages of
degradation were roughly the same for the various strain cases. However, the amount of
VT shift for devices under compression becomes much greater with longer bias stress time
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Figure 4.13: Normalized IDS and VT shift for 10000 s bias stress and recovery; dotted line
is for a device with W/L = 200/8 instead of 200/16
Table 4.2: Percent of threshold voltage shift recovered
Bias time (s) Unstrained Tension Compression
100 60 63 63
1000 54 44 41
when compared to devices under tension or zero strain. Overall, devices under tension
seemed to have the same or slightly lower instability than the unstrained TFTs. The data
suggests that strain does not affect TFT instability for low bias stress times of ∼100 s, but
becomes more significant with longer times. Compressive strain seems to cause increased
VT shift while tension slightly decreases VT shift over long bias stress times.
The recovery data indicates that for low bias times, the TFT instability is mostly
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reversible. The large magnitude of recovery points towards shallow charge trapping rather
than defect creation as the main mechanism of instability at 100 s and 1000 s [43]. The
percentage of recovery is significantly higher for the 100 s stress case than compared to the
1000 s case, which suggests that irreversible changes such as deep a-SiNx:H trapping and
a-Si:H defect creation gradually become the dominant instability mechanisms over longer
bias stress times.
The 100 s data shows a slightly greater amount of recovery for TFTs in tension and
compression than for zero strain. It is unclear if this signifies that strain increases shallow
charge trapping in the nitride, which is the main mechanism of instability at lower stress
times. Since only a small amount of instability was observed during conditions in which
charge trapping was dominant, the experiment should be repeated with higher bias stress
such that trapping becomes the main mechanism of instability. Subsequently, TFTs should
be observed for longer bias stress times to see if strain has an effect on charge trapping.
The trend in VT recovery is reversed at 1000 s, with the strained devices showing lower
recovery than for the unstrained devices. As discussed previously, both compression and
tension can increase the rate of defect creation by weakening Si-Si bonds. This corresponds
to the lower recovery for the strained cases at longer bias stress times when irreversible
changes become more apparent. The recovery is slightly higher for tension than for com-
pression, possibly because of intrinsic compressive stress in a-Si:H film cancelling out some
of the applied tension and causing a slightly lower rate of defect creation. Tension can also
strengthen some proportion of Si-Si bonds in the a-Si:H, as discussed in Section 2.4.2.
In addition, Figure 4.13 shows that the normalized VT shift was lower for devices with
a shorter channel length. As the devices were similar in all other regards, the trends
discussed above are likely due to the material properties of the a-Si channel and gate
dielectric as anticipated. The longer conduction path and greater dielectric area increases
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the degradation and strain-related effects for the longer devices. The differences observed
in TFT behaviour under various strain and bias stress time are unlikely to originate from
the drain/source contacts or metal traces as these are constant across the TFTs tested since
the devices share a common width. However, it is recommended that a greater number of
devices with larger variation in channel length be measured to confirm this trend and to
verify that the results are statistically significant.
4.3 Modelling of trapping
The charge trapping into fast reversible and slow irreversible states as described in the
previous section can be modelled as a Markov system as shown in Figure 4.14 [44]. It is
assumed that holes do not have significant influence due to their low mobility in a-Si [10],
and only electrons are considered as carriers. State 1 represents fast trap states and State
2 represents slow trap states, with n1(t) and n2(t) being the number of trapped electrons
in each state at time t. The total number of electrons in the system is N(t). The number
of free electrons in the conduction band is given by N(t) − n1(t) − n2(t). rij are constants
that represent the rate at which carriers pass from State i to State j. It is assumed that
there is a negligible rate of detrapping from the slow states.
The system can be expressed as the following set of rate equations:
dn1(t)
dt
= (r01)[N(t) − n1(t) − n2(t)] + (−r10 − r12)n1(t)
dn2(t)
dt
= (r02)[N(t) − n1(t) − n2(t)] + (r12)n1(t) (4.8)
It can be assumed the rate of free carriers becoming trapped in fast traps is much greater
than the rate of carriers moving from fast traps to slow traps, as hopping from shallow

















Figure 4.14: Markov model of trapping
temperature used in this experiment [25]. Therefore it is assumed that r12 is very small,
and the equations can be simplified. Letting α = r01, β = r10 and γ = r02, the equations















It is assumed there are no trapped charges initially and n1(0) = n2(0) = 0. Since a
constant gate voltage bias stress is used, N(t) = [(VGS − VT0)Ci/q]u(t) where u(t) is the
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unit step function. Solving the system for n1(t) and n2(t), the total VT shift can then be





= (VGS − VT0)[1 − (1 − ϕ)eλ1t − ϕeλ2t] (4.10)
where 2λ1 = −p + q, 2λ2 = −p − q and 2ϕ = (p − 2β + q)/q, with p = α + β + γ and
q =
√
p2 − 4βγ. For λ1 >> λ2, the λ1 and λ2 coefficients are related to the rates of fast
and slow trapping respectively, while ϕ a factor indicating the proportion of slow versus
fast trapping [44].
It is possible to solve for the rates of reversible and irreversible trapping by extracting
λ1, λ2 and ϕ from the measured data. Using the first-order Taylor series approximation
of the exponential terms in Equation 4.10, the change in ∆VT for fast time scales of
t ≈ 1/λ1 is approximately −(VGS − VT0)(1 − ϕ)λ1. For long time scales where t ≈ 1/λ2,
the tangent line to ∆VT has a slope of approximately −(VGS − VT0)ϕλ2 and a y-intercept
of (VGS − VT0)(1 − ϕ). Figure 4.15 illustrates the graphical extraction process.
The calculated threshold voltage shift over 10000 s of bias stress time from Figure 4.13
was used. For the fast time scale fitting, the gm measured before each measurement interval
was used in the calculation of VT shift. Otherwise, the gm from the end of each interval
was used. Also, each 1000 s measurement interval is considered independently from the
last, i.e. n(0) = 0 is assumed at the beginning of each interval. The rates of trapping into
each state are plotted in the following figures. Normalized values have also been plotted
in order to compare the relative rate of change of the parameters.
The magnitudes of r01 and r10 which are associated with fast trapping and detrapping
are much higher than the rate of slow trapping, r02, as would be expected by definition.
There is not much change in r01 and r10 over bias stress time except for the beginning of
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‘Fast’ slope = 0.091471 V/s
λ1 ≈ −0.05 s−1
VGS −VT0 = 16.8V
VDS = 0.1V
1− ϕ= 1.7035/16.8 ≈ 0.1
‘Slow’ slope = 0.00089 V/s
λ2 ≈ −6× 10−5 s−1



































Figure 4.16: Values and normalized values for r01
the measurement, since the charge trapping occurs at a fast time scale. The slight increase















































































Figure 4.18: Values and normalized values for r02
creation (e.g. states with barrier heights in the low end of the gaussian distribution).
From Figures 4.16 and 4.17, r01 is similar in magnitude but higher than r10, indicating
net trapping into reversible states over the bias stress time, i.e. some of the fast states are
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not being reversed over the course of the measurement. This is probably because there was
only a very small delay between measurements, preventing a full recovery. The difference














































Figure 4.19: Values and normalized values for r01 − r10
of r01 − r10 is greatest with TFTs in compression and lower for zero strain and tension.
From the normalized plot, the increase is also greater over time for compression than for
the other cases. This could likewise be attributed to the slight increase of fast defect states
with compression.
Figure 4.18 shows that r02 is greatest in magnitude for the compression case, and lower
for tension and zero strain. The normalized plot shows that the rate of defect creation is
similar between all cases, with a slight decrease for the tension case near the end of the
10000 s. These trends match the previous observations that irreversible defect creation is
greatest with compression, and lower with zero strain, with tension possibly decreasing
the rate of defect creation even further. The values of r02 decrease over bias stress time,
indicating that the rate of defect creation gradually saturates as weak bonds are converted
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Several conclusions have been made regarding the effect of mechanical strain on TFT
electrical instability.
Although both charge trapping and defect creation occur simultaneously, each mech-
anism of instability appears to dominate at different bias stress times. Charge trapping
in the a-SiNx:H close to the semiconductor-dielectric interface is the main contributing
mechanism to TFT instability at short bias stress times of about 100 s. Defect creation
becomes more significant at longer bias stress times of over 10000 s. TFT performance
was not observed to be significantly impacted by strain at short bias stress times, suggest-
ing that the rate of dielectric charge trapping is unaffected by strain. This is supported
by bias stress and recovery data and also parameters obtained from a Markov model for
VT shift. However, only a small amount of instability was observed during conditions in
which charge trapping was dominant. The experiment should be repeated with higher bias
stress such that trapping becomes the main mechanism of instability. Subsequently, TFTs
should be observed for longer bias stress times to see if strain has an effect. Strain appears
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to have a more significant impact on the rate of defect creation in a-Si:H over long-term
bias stress. Both tension and compression increased defect creation compared to TFTs
with zero applied strain, according to the extracted values of µeff and VT recovery data
at longer bias stress times. Parameters extracted from the Markov model and the higher
degradation seen in bias stress measurements indicate that compression increases the de-
fect formation rate the most, likely by weakening Si-Si bonds. Tension appears to cause a
less significant increase in the defect creation rate. This could be due to a strengthening
of some proportion of the Si-Si bonds due to slight elongation of bond length or because
the applied tension relieves intrinsic compressive stress in a-Si:H film.
From measurement of TFTs with different channel lengths, a longer conduction path
and greater dielectric area appears to increase the bias-stress and strain-related effects.
Therefore smaller devices should be less affected by strain and bias stress.
It is recommended that more accurate TFT parameter extraction be done in future by
measuring a greater number of devices with larger variation in channel length, in order to
verify that the results are statistically significant. Data should also be collected for higher
gate voltage biases and constant-current measurements. Further study is also recommended
to rule out the presence of any micro-cracking.
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